

**AsahiKASEI**


ASAHI KASEI EMD

**AK4424****192kHz 24-Bit Stereo  $\Delta\Sigma$  DAC with 2Vrms Output****GENERAL DESCRIPTION**

The AK4424 is a 5V 24-bit stereo DAC with an integrated 2Vrms output buffer. A charge pump in the buffer develops an internal negative power supply rail that enables a ground-referenced 2Vrms output. Using AKM's multi bit modulator architecture, the AK4424 delivers a wide dynamic range while preserving linearity for improved THD+N performance. The AK4424 integrates a combination of switched-capacitor and continuous-time filters, increasing performance for systems with excessive clock jitter. The 24-bit word length and 192kHz sampling rate make this part ideal for a wide range of consumer audio applications, such as DVD, AV receiver system and set-top boxes. The AK4424 is offered in a space saving 16pin TSSOP package.

**FEATURES**

- Sampling Rate Ranging from 8kHz to 192kHz
- 128 times Oversampling (Normal Speed Mode)
- 64 times Oversampling (Double Speed Mode)
- 32 times Oversampling (Quad Speed Mode)
- 24-Bit 8 times FIR Digital Filter
- Switched-Capacitor Filter with High Tolerance to Clock Jitter
- Single Ended 2Vrms Output Buffer
- Digital de-emphasis
- Soft mute
- I/F format: I<sup>2</sup>S
- Master clock: 512fs, 768fs or 1152fs (Normal Speed Mode)  
256fs or 384fs (Double Speed Mode)  
128fs, 192fs (Quad Speed Mode)
- THD+N: -92dB
- Dynamic Range: 105dB
- Automatic Power-on Reset Circuit
- Power supply: +4.5 ~ +5.5V
- Ta = -20 to 85°C
- Small Package: 16pin TSSOP (6.4mm x 5.0mm)



## ■ Ordering Guide


 AK4424ET  
 AKD4424

-20 ~ +85°C

16pin TSSOP (0.65mm pitch)

Evaluation Board for AK4424

## ■ Pin Layout



## ■ Main Difference Between AK4420, AK4421 and AK4424

|                       |       | AK4420                                | AK4421                                | AK4424           |
|-----------------------|-------|---------------------------------------|---------------------------------------|------------------|
| Digital de-emphasis   |       | -                                     | -                                     | X                |
| I/F format            |       | 24-bit MSB justified I <sup>2</sup> S | 24-bit MSB justified I <sup>2</sup> S | I <sup>2</sup> S |
| Pin out               | Pin#3 | SMUTE                                 | SMUTE                                 | DEM              |
|                       | Pin#8 | DIF                                   | DIF                                   | SMUTE            |
| Power Supply          |       | +4.5 ~ +5.5V                          | +3.0 ~ +3.6V                          | +4.5 ~ +5.5V     |
| THD+N                 |       | -92dB                                 | -92dB (-3dBFS)                        | -92dB            |
| DR                    |       | 105dB                                 | 102dB                                 | 105dB            |
| Operating Temperature |       | ET: -20 ~ +85°C<br>VT: -40 ~ +85°C    | ET: -20 ~ +85°C                       | ET: -20 ~ +85°C  |

-: Not available  
 X: Available

**PIN/FUNCTION**

| No. | Pin Name | I/O | Function   |
|-----|----------|-----|--|
| 1   | CN       | I   | Negative Charge Pump Capacitor Terminal Pin<br>Connect to CP with a 1.0 $\mu$ F capacitor that should have the low ESR (Equivalent Series Resistance) over all temperature range. When this capacitor has the polarity, the positive polarity pin should be connected to the CP pin. Non polarity capacitors can also be used. |
| 2   | CP       | I   | Positive Charge Pump Capacitor Terminal Pin<br>Connect to CN with a 1.0 $\mu$ F capacitor that should have the low ESR (Equivalent Series Resistance) over all temperature range. When this capacitor has the polarity, the positive polarity pin should be connected to the CP pin. Non polarity capacitors can also be used. |
| 3   | DEM      | I   | De-emphasis Mode Pin (Internal pull-down pin)<br>When at "H", the de-emphasis filter is available.   |
| 4   | MCLK     | I   | Master Clock Input Pin<br>An external TTL clock should be input on this pin.   |
| 5   | BICK     | I   | Audio Serial Data Clock Pin  |
| 6   | SDTI     | I   | Audio Serial Data Input Pin  |
| 7   | LRCK     | I   | L/R Clock Pin  |
| 8   | SMUTE    | I   | Soft Mute Enable Pin<br>"H": Enable, "L": Disable  |
| 9   | AOUTR    | O   | Rch Analog Output Pin<br>When power down, outputs VSS(0V, typ).  |
| 10  | AOUTL    | O   | Lch Analog Output Pin<br>When power down, outputs VSS(0V, typ).  |
| 11  | VDD      | -   | DAC Power Supply Pin: 4.5V~5.5V  |
| 12  | VSS1     | -   | Ground Pin1  |
| 13  | DZF      | O   | Zero Input Detect Pin  |
| 14  | CVDD     | -   | Charge Pump Power Supply Pin: 4.5V~5.5V  |
| 15  | VSS2     | -   | Ground Pin2  |
| 16  | VEE      | O   | Negative Voltage Output Pin<br>Connect to VSS2 with a 1.0 $\mu$ F capacitor that should have the low ESR (Equivalent Series Resistance) over all temperature range. When this capacitor has the polarity, the positive polarity pin should be connected to the VSS2 pin. Non polarity capacitors can also be used.             |

Note: All input pins except for the CN pin should not be left floating.

|                                 |
|---------------------------------|
| <b>ABSOLUTE MAXIMUM RATINGS</b> |
|---------------------------------|

(VSS1=VSS2=0V; [Note 1](#))

| Parameter                                    | Symbol | min  | max     | Units |
|--|--------|------|---------|-------|
| Power Supply                                 | VDD    | -0.3 | +6.0    | V     |
|  | CVDD   | -0.3 | +6.0    | V     |
| Input Current (any pins except for supplies) | IIN    | -    | ±10     | mA    |
| Input Voltage                                | VIND   | -0.3 | VDD+0.3 | V     |
| Ambient Operating Temperature                | Ta     | -20  | 85      | °C    |
| Storage Temperature                          | Tstg   | -65  | 150     | °C    |

Note 1. All voltages with respect to ground.

Note 2. VSS1, VSS2 connect to the same analog ground.

WARNING: Operation at or beyond these limits may result in permanent damage to the device.

Normal operation is not guaranteed at these extremes.

|   |
|---|
| <b>RECOMMENDED OPERATING CONDITIONS</b> |
|---|

(VSS1=VSS2=0V; [Note 1](#))

| Parameter    | Symbol | min  | typ  | max  | Units |
|--------------|--------|------|------|------|-------|
| Power Supply | VDD    | +4.5 | +5.0 | +5.5 | V     |
|              | CVDD   |      | VDD  |      |       |

Note 3. CVDD should be equal to VDD

\*AKEMD assumes no responsibility for the usage beyond the conditions in this datasheet.

|                               |
|-------------------------------|
| <b>ANALOG CHARACTERISTICS</b> |
|-------------------------------|

(Ta = 25°C; VDD=CVDD = +5.0V; fs = 44.1 kHz; BICK = 64fs; Signal Frequency = 1 kHz;  
24bit Input Data; Measurement frequency = 20Hz ~ 20kHz; Ri ≥5kΩ)

| Parameter   | min                  | typ  | max  | Units  |    |
|---|----------------------|------|------|--------|----|
| Resolution  |                      |      | 24   | Bits   |    |
| <b>Dynamic Characteristics (Note 4)</b>           |                      |      |      |        |    |
| THD+N (0dBFS)                                     | fs=44.1kHz, BW=20kHz |      | -92  | -84    | dB |
|   | fs=96kHz, BW=40kHz   |      | -92  | -      | dB |
|   | fs=192kHz, BW=40kHz  |      | -92  | -      | dB |
| Dynamic Range (-60dBFS with A-weighted. (Note 5)) | 98                   | 105  |      | dB     |    |
| S/N (A-weighted. (Note 6))                        | 98                   | 105  |      | dB     |    |
| Interchannel Isolation (1kHz)                     | 90                   | 100  |      | dB     |    |
| Interchannel Gain Mismatch                        |                      | 0.2  | 0.5  | dB     |    |
| <b>DC Accuracy</b>                                |                      |      |      |        |    |
| DC Offset (at output pin)                         | -60                  | 0    | +60  | mV     |    |
| Gain Drift  |                      | 100  | -    | ppm/°C |    |
| Output Voltage (Note 7)                           | 1.97                 | 2.12 | 2.27 | Vrms   |    |
| Load Capacitance (Note 8)                         |                      |      | 25   | pF     |    |
| Load Resistance                                   | 5                    |      |      | kΩ     |    |
| <b>Power Supplies</b>                             |                      |      |      |        |    |
| Power Supply Current: (Note 9)                    |                      |      |      |        |    |
| Normal Operation (fs≤96kHz)                       |                      | 24   | 36   | mA     |    |
| Normal Operation (fs=192kHz)                      |                      | 27   | 40   | mA     |    |
| Power-Down Mode (Note 10)                         |                      | 10   | 100  | μA     |    |

Note 4. Measured by Audio Precision (System Two). Refer to the evaluation board manual.

Note 5. 98dB for 16bit input data

Note 6. S/N does not depend on input data size.

Note 7. Full-scale voltage (0dB). Output voltage is proportional to the voltage of VDD,

$$AOUT (typ.@0dB) = 2.12V_{rms} \times VDD/5.$$

Note 8. In case of driving capacitive load, inset a resistor between the output pin and the capacitive load.

Note 9. The current into VDD and CVDD.

Note 10. All digital inputs including clock pins (MCLK, BICK and LRCK) are fixed to VSS or VDD

**FILTER CHARACTERISTICS**

(Ta = 25°C; VDD=CVDD = +4.5 ~ +5.5V; fs = 44.1 kHz)

| Parameter                               | Symbol                      | min        | typ  | max    | Units     |    |
|---|-----------------------------|------------|------|--------|-----------|----|
| <b>Digital filter (DEM = OFF)</b>       |                             |            |      |        |           |    |
| Passband                                | ±0.05dB (Note 11)<br>-6.0dB | PB         | 0    | 20.0   | kHz       |    |
|   |                             |            | -    | -      | kHz       |    |
| Stopband (Note 11)                      |                             | SB         | 24.1 |        | kHz       |    |
| Passband Ripple                         |                             | PR         |      | ± 0.02 | dB        |    |
| Stopband Attenuation                    |                             | SA         | 54   |        | dB        |    |
| Group Delay (Note 12)                   |                             | GD         | -    | 19.3   | 1/fs      |    |
| <b>De-emphasis Filter (DEM = ON)</b>    |                             |            |      |        |           |    |
| De-emphasis Error<br>(Relative to 0Hz)  | fs = 32kHz                  |            | -    | -      | -1.5/0    | dB |
|   | fs = 44.1kHz                |            | -    | -      | -0.2/+0.2 | dB |
|   | fs = 48kHz                  |            | -    | -      | 0/+0.6    | dB |
| <b>Digital Filter + LPF (DEM = OFF)</b> |                             |            |      |        |           |    |
| Frequency Response                      | 20.0kHz                     | fs=44.1kHz | FR   | -      | ± 0.05    | dB |
|   | 40.0kHz                     | fs=96kHz   | FR   | -      | ± 0.05    | dB |
|   | 80.0kHz                     | fs=192kHz  | FR   | -      | ± 0.05    | dB |

Note 11. The passband and stopband frequencies scale with fs(system sampling rate).

For example, PB=0.4535×fs (@±0.05dB), SB=0.546×fs.

Note 12. Calculated delay time caused by digital filter. This time is measured from setting the 16/24bit data of both channels to input register to the output of the analog signal.

**DC CHARACTERISTICS**

(Ta = 25°C; VDD=CVDD = +4.5 ~ +5.5V)

| Parameter                               | Symbol | min     | typ | max  | Units |
|---|--------|---------|-----|------|-------|
| High-Level Input Voltage                | VIH    | 2.2     | -   | -    | V     |
| Low-Level Input Voltage                 | VIL    | -       | -   | 0.8  | V     |
| High-Level Input Voltage (Iout = -80uA) | VIH    | VDD-0.4 | -   | -    | V     |
| Low-Level Input Voltage (Iout = 80uA)   | VIL    | -       | -   | 0.4  | V     |
| Input Leakage Current (Note 13)         | Iin    | -       | -   | ± 10 | μA    |

Note 13. The DEM pin is not included. The DEM pin has internal pull-down resistor. (typ.100kΩ)

**SWITCHING CHARACTERISTICS**

(Ta = 25°C; VDD=CVDD = +4.5 ~ +5.5V)

| Parameter                       | Symbol | min      | Typ     | max    | Units |
|---------------------------------|--------|----------|---------|--------|-------|
| <b>Master Clock Frequency</b>   | fCLK   | 4.096    | 11.2896 | 36.864 | MHz   |
| Duty Cycle                      | dCLK   | 30       |         | 70     | %     |
| <b>LRCK Frequency</b>           |        |          |         |        |       |
| Normal Speed Mode               | fsn    | 8        |         | 48     | kHz   |
| Double Speed Mode               | fsd    | 32       |         | 96     | kHz   |
| Quad Speed Mode                 | fsq    | 120      |         | 192    | kHz   |
| Duty Cycle                      | Duty   | 45       |         | 55     | %     |
| <b>Audio Interface Timing</b>   |        |          |         |        |       |
| BICK Period                     |        |          |         |        |       |
| Normal Speed Mode               | tBCK   | 1/128fsn |         |        | ns    |
| Double Speed Mode               | tBCK   | 1/64fsd  |         |        | ns    |
| Quad Speed Mode                 | tBCK   | 1/64fsq  |         |        | ns    |
| BICK Pulse Width Low            | tBCKL  | 30       |         |        | ns    |
| Pulse Width High                | tBCKH  | 30       |         |        | ns    |
| BICK “↑” to LRCK Edge (Note 14) | tBLR   | 20       |         |        | ns    |
| LRCK Edge to BICK “↑” (Note 14) | tLRB   | 20       |         |        | ns    |
| SDTI Hold Time                  | tSDH   | 20       |         |        | ns    |
| SDTI Setup Time                 | tSDS   | 20       |         |        | ns    |

Note 14. BICK rising edge must not occur at the same time as LRCK edge.


**■ Timing Diagram**


Figure 1. Clock Timing




Figure 2. Serial Interface Timing

## OPERATION OVERVIEW

### ■ System Clock

The external clocks required to operate the AK4424 are MCLK, LRCK and BICK. The master clock (MCLK) should be synchronized with LRCK but the phase is not critical. The MCLK is used to operate the digital interpolation filter and the delta-sigma modulator. Sampling speed and MCLK frequency are detected automatically and then the internal master clock is set to the appropriate frequency (Table 1).

The AK4424 is automatically placed in power saving mode when MCLK and LRCK stop during normal operation mode, and the analog output is forced to 0V(typ). When MCLK and LRCK are input again, the AK4424 is powered up. After power-up, the AK4424 is in the power-down mode until MCLK and LRCK are input.

| LRCK<br>fs | MCLK (MHz) |         |         |         |         |         |         | Sampling<br>Speed |
|------------|------------|---------|---------|---------|---------|---------|---------|-------------------|
|            | 128fs      | 192fs   | 256fs   | 384fs   | 512fs   | 768fs   | 1152fs  |                   |
| 32.0kHz    | -          | -       | -       | -       | 16.3840 | 24.5760 | 36.8640 | Normal            |
| 44.1kHz    | -          | -       | -       | -       | 22.5792 | 33.8688 | -       |                   |
| 48.0kHz    | -          | -       | -       | -       | 24.5760 | 36.8640 | -       |                   |
| 32.0kHz    |            |         | 8.192   | 12.288  |         |         |         | Double            |
| 44.1kHz    |            |         | 11.2896 | 16.9344 |         |         |         |                   |
| 48.0kHz    |            |         | 12.288  | 18.432  |         |         |         |                   |
| 88.2kHz    | -          | -       | 22.5792 | 33.8688 | -       | -       | -       |                   |
| 96.0kHz    | -          | -       | 24.5760 | 36.8640 | -       | -       | -       | Quad              |
| 176.4kHz   | 22.5792    | 33.8688 | -       | -       | -       | -       | -       |                   |
| 192.0kHz   | 24.5760    | 36.8640 | -       | -       | -       | -       | -       |                   |

Table 1. system clock example

When MCLK= 256fs/384fs, the AK4424 supports sampling rate of 32kHz~96kHz (Table 1). But, when the sampling rate is 32kHz~48kHz, DR and S/N will degrade by approximately 3dB as compared to when MCLK= 512fs/768fs. (Table 2)

| MCLK        | DR,S/N |
|-------------|--------|
| 256fs/384fs | 102dB  |
| 512fs/768fs | 105dB  |

Table 2. Relationship between MCLK frequency and DR, S/N (fs= 44.1kHz)

### ■ Audio Serial Interface Format

The audio data is shifted in via the SDTI pin using the BICK and LRCK inputs. The AK4424 supports I<sup>2</sup>S format as shown in Table 3. The serial data is MSB-first, two's complement format and it is latched on the rising edge of BICK. It can be used for 16/20 bit I<sup>2</sup>S formats by zeroing the unused LSBs.

| SDTI Format            | BICK  | Figure   |
|------------------------|-------|----------|
| 24bit I <sup>2</sup> S | ≥48fs | Figure 3 |

Table 3. Audio Data Format




Figure 3. Audio Interface Timing

### ■ De-emphasis Filter

The AK4424 integrates digital de-emphasis filter ( $t_c = 50/15\mu s$ ). The DEM pin which enables the digital de-emphasis filter by setting “H” is internal pull-down pin. Refer to the section of “[FILTER CHARACTERISTICS](#)” regarding the gain error when the de-emphasis filter is enabled. In case of double speed mode (MCLK=256fs/384fs) and quad speed mode (MCLK=128fs/192fs), the digital de-emphasis filter is always off.

| DEM pin | De-emphasis Filter |
|---------|--------------------|
| 1       | ON                 |
| 0       | OFF                |

(default)

Table 4. De-emphasis Filter Control (Normal Speed Mode)

### ■ Zero detect function

When the input data for both channels are continuously zeros for 8192 LRCK cycles, the DZF pin is set to “H”. If the input data of Lch and Rch are continuously not zeros orderly, or if each Rch or Lch is continuously not zeros, the DZF pin immediately returns to “L”.

## ■ Analog Output Block

The internal negative power supply generation circuit (Figure 4) provides a negative power supply for the internal 2Vrms amplifier. It allows the AK4424 to output an audio signal centered at VSS (0V, typ) as shown in Figure 5. The negative power generation circuit (Figure 4) needs 1.0uF capacitors (Ca, Cb) with low ESR (Equivalent Series Resistance). If this capacitor is polarized, the positive polarity pin should be connected to the CP and VSS2 pins. This circuit operates by clocks generated from MCLK. When MCLK stops, the AK4424 is placed in the reset mode automatically and the analog outputs settle to VSS (0V, typ).




Figure 4. Negative power generation circuit





Figure 5. Audio signal output

## ■ Soft Mute Operation

Soft mute operation is performed in the digital domain. When the SMUTE pin is set “H”, the output signal is attenuated to  $-\infty$  in 1024 LRCK cycles. When the SMUTE pin is returned to “L”, the mute is cancelled and the output attenuation gradually changes to 0dB in 1024 LRCK cycles. If the soft mute is cancelled within the 1024 LRCK cycles after starting this operation, the attenuation is discontinued and it is returned to 0dB by the same cycle. Soft mute is effective for changing the signal source without stopping the signal transmission. In one cycle of LRCK, eight “H” pulses or more must not be input to the SMUTE pin.




### Notes:

- (1) The time for input data attenuation to  $-\infty$ , is  
 Normal Speed Mode: 1024 LRCK cycles (1024/fs).  
 Double Speed Mode: 2048 LRCK cycles (2048/fs).  
 Quad Speed Mode : 4096 LRCK cycles (4096/fs).
- (2) The analog output corresponding to a specific digital input has a group delay, GD.
- (3) If soft mute is cancelled before attenuating to  $-\infty$  after starting the operation, the attenuation is discontinued and returned to ATT level in the same cycle.
- (4) When the input data for both channels are continuously zeros for 8192 LRCK cycles, the DZF pin is set to “H”. The DZF pin immediately returns to “L” if the input data are not zero.

Figure 6. Soft Mute and Zero detect function

## ■ System Reset

The AK4424 is in power down mode upon power-up. The MCLK should be input after the power supplies are ramped up. The AK4424 is in power-down mode until LRCK are input.




### Notes:

- (1) Approximately 20us after a MCLK input is detected, the internal analog circuit is powered-up.
- (2) The digital circuit is powered-up after 2 or 3 LRCK cycles following the detection of MCLK.
- (3) The charge pump counter starts after the charge pump circuit is powered-up. The DAC outputs a valid analog signal after Time A.  
 Time A =  $1024 / (f_s \times 16)$ : Normal speed mode  
 Time A =  $1024 / (f_s \times 8)$ : Double speed mode  
 Time A =  $1024 / (f_s \times 4)$ : Quadruple speed mode
- (4) No audible click noise occurs under normal conditions.
- (5) The DZF pin is "L" in the power-down mode.
- (6) The power supply must be powered-up when the MCLK pin is "L". MCLK must be input after 20us when the power supply voltage achieves 80% of VDD. If not, click noise may occur at a different timing from this figure.

Figure 7. System reset diagram

## ■ Reset Function

When the MCLK or LRCK stops, the AK4424 is placed in reset mode and its analog outputs are set to VSS (0V, typ). When the MCLK and LRCK are restarted, the AK4424 returns to normal operation mode.




### Notes:

- (1) Digital data can be stopped. The click noise after MCLK and LRCK are input again can be reduced by inputting the "0" data during this period.
- (2) The analog output corresponding to a specific digital input has group delay (GD).
- (3) No audible click noise occurs under normal conditions.
- (4) Clocks (MCLK, BICK, LRCK) can be stopped in the reset mode (MCLK or LRCK is stopped).
- (5) The AK4424 detects the stop of LRCK if LRCK for more than 2048/fs. When LRCK is stopped, the AK4424 exits reset mode after LRCK is input.
- (6) The DZF pin is set to "L" in the reset mode.

Figure 8. Reset Timing Example

**SYSTEM DESIGN**

Figure 9 shows the system connection diagram. An evaluation board (AKD4424) is available for fast evaluation as well as suggestions for peripheral circuitry.



**Note:**

- Use low ESR (Equivalent Series Resistance) capacitors. When using polarized capacitors, the positive polarity pin should be connected to the CP and VSS2 pin.
- VSS1 and VSS2 should be separated from digital system ground.
- Digital input pins should not be allowed to float.

Figure 9. Typical Connection Diagram


## 1. Grounding and Power Supply Decoupling

VDD and CVDD are supplied from the analog supply and should be separated from the system digital supply. Decoupling capacitors, especially 0.1 $\mu$ F ceramic capacitors for high frequency bypass, should be placed as near to VDD and CVDD as possible. The differential voltage between VDD and VSS pins set the analog output range. **The power-up sequence between VDD and CVDD is not critical.**

## 2. Analog Outputs

The analog outputs are single-ended and centered around the VSS (ground) voltage. The output signal range is typically 2.12V<sub>rms</sub> (typ @VDD=5V). The internal switched-capacitor filter (SCF) and continuous-time filter (CTF) attenuate the noise generated by the delta-sigma modulator beyond the audio passband. Using single a 1<sup>st</sup>-order LPF (Figure 10) can reduce noise beyond the audio passband. Figure 11 shows example in the case of 10k $\Omega$ , 100k $\Omega$  terminus.

The output voltage is a positive full scale for 7FFFFFFH (@24bit data) and a negative full scale for 800000H (@24bit data). The ideal output is 0V (VSS) voltage for 000000H (@24bit data). The DC offset is  $\pm$ 60mV or less.



( $f_c = 154\text{kHz}$ , gain = -0.28dB @ 40kHz, gain = -1.04dB @ 80kHz)

Figure 10. External 1<sup>st</sup> order LPF Circuit Example1







Figure 11. External 1<sup>st</sup> order LPF Circuit Example2

PACKAGE

### 16pin TSSOP (Unit: mm)



#### Detail A




NOTE: Dimension "\*" does not include mold flash.

#### ■ Package & Lead frame material

|                               |                        |
|-------------------------------|------------------------|
| Package molding compound:     | Epoxy                  |
| Lead frame material:          | Cu                     |
| Lead frame surface treatment: | Solder (Pb free) plate |

### MARKING



- 1) Pin #1 indication
- 2) Date Code : XXYYYY (5 digits)  
     XX: Lot#  
     YYY: Date Code
- 3) Marketing Code : 4424ET
- 4) Asahi Kasei Logo

### REVISION HISTORY

| Date (YY/MM/DD) | Revision | Reason               | Page | Contents  |
|-----------------|----------|----------------------|------|---|
| 08/02/22        | 00       | First Edition        |      |   |
| 08/04/03        | 01       | Description Addition | 2    | AK4421 was added to “■ Main Difference Between AK4420 and AK4424”.  |
| 08/10/07        | 02       | Description Addition | 10   | ■ De-emphasis Filter<br>“In case of double speed and quad speed mode, the digital de-emphasis filter is always off.” was added. |

IMPORTANT NOTICE

- These products and their specifications are subject to change without notice.  
When you consider any use or application of these products, please make inquiries the sales office of Asahi Kasei EMD Corporation (AKEMD) or authorized distributors as to current status of the products.
- AKEMD assumes no liability for infringement of any patent, intellectual property, or other rights in the application or use of any information contained herein.
- Any export of these products, or devices or systems containing them, may require an export license or other official approval under the law and regulations of the country of export pertaining to customs and tariffs, currency exchange, or strategic materials.
- AKEMD products are neither intended nor authorized for use as critical components<sub>Note1</sub> in any safety, life support, or other hazard related device or system<sub>Note2</sub>, and AKEMD assumes no responsibility for such use, except for the use approved with the express written consent by Representative Director of AKEMD. As used here:
  - Note1) A critical component is one whose failure to function or perform may reasonably be expected to result, whether directly or indirectly, in the loss of the safety or effectiveness of the device or system containing it, and which must therefore meet very high standards of performance and reliability.
  - Note2) A hazard related device or system is one designed or intended for life support or maintenance of safety or for applications in medicine, aerospace, nuclear energy, or other fields, in which its failure to function or perform may reasonably be expected to result in loss of life or in significant injury or damage to person or property.
- It is the responsibility of the buyer or distributor of AKEMD products, who distributes, disposes of, or otherwise places the product with a third party, to notify such third party in advance of the above content and conditions, and the buyer or distributor agrees to assume any and all responsibility and liability for and hold AKEMD harmless from any and all claims arising from the use of said product in the absence of such notification.